


# Block Diagram (UMA/Optimus co-lay)



|                                    |                                    |
|------------------------------------|------------------------------------|
| <b>CPU DC/DC</b><br>TPS51640 42~43 |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | VCC_CORE                           |
| <b>SYSTEM DC/DC</b><br>TPS51219 45 |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | 1D05V_VTT                          |
| <b>SYSTEM DC/DC</b><br>TPS51225 41 |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | 3D3V_AUX_S5<br>5V_S5<br>3D3V_S5    |
| <b>SYSTEM DC/DC</b><br>RT8207M 46  |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | 0D75V_S0<br>1D5V_S3<br>DDR_VREF_S3 |
| <b>SYSTEM DC/DC</b><br>TPS51640 44 |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | VCC_GFXCORE                        |
| <b>VGA</b><br>TPS51728 92          |                                    |
| INPUTS                             | OUTPUTS                            |
| DCBATOUT                           | VGA_CORE                           |
| <b>TI CHARGER</b><br>BQ24737 40    |                                    |
| INPUTS                             | OUTPUTS                            |
| +DC IN_S5<br>+PBATT                | DCBATOUT                           |
| <b>SYSTEM DC/DC</b><br>RT8068A 47  |                                    |
| INPUTS                             | OUTPUTS                            |
| 3D3V_S5                            | 1D8V_S0                            |
| <b>LDO</b><br>RT8207 46            |                                    |
| INPUTS                             | OUTPUTS                            |
| 5V_S5                              | 0D75V_S0                           |
| <b>PCB LAYER</b>                   |                                    |
| L1:Top                             | L5:VCC                             |
| L2:GND                             | L6:Signal                          |
| L3:Signal                          | L7:GND                             |
| L4:Signal                          | L8:Signal                          |

# PCH Strapping Chief River Schematic Checklist Rev0.72

| Name   | Schematics Notes  |
|--|---|
| SPKR   | <b>Reboot option at power-up</b><br><b>Default Mode:</b> Internal weak Pull-down.<br><b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.  |
| INIT3_3V#                                    | Weak internal pull-up. Leave as "No Connect".   |
| GNT3#/GPIO55<br>GNT2#/GPIO53<br>GNT1#/GPIO51 | GNT[3:0]# functionality is not available on Mobile.<br>Mobile: Used as GPIO only<br>Pull-up resistors are not required on these signals.<br>If pull-ups are used, they should be tied to the Vcc3_3 power rail.   |
| SPI_MOSI                                     | <b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br><b>Disable Danbury:</b> Left floating, no pull-down required.  |
| NV_ALE                                       | <b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor]<br><b>Disable Danbury:</b> Leave floating (internal pull-down)   |
| NC_CLE                                       | DMI termination voltage. Weak internal pull-up. Do not pull low.  |
| HAD_DOCK_EN#<br>/GPIO[33]                    | Low (0) - Flash Descriptor Security will be overridden. Also, when this signal is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.<br>High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently.<br>Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. |
| HDA_SDO                                      | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.   |
| HDA_SYNC                                     | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.   |
| GPIO15                                       | Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality.<br>Note: This is an un-muxed signal.<br>This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#.<br>CRB has a 1-kohm pull-up on this signal to +3.3VA rail.   |
| GPIO8  | GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.   |
| GPIO27                                       | <b>Default = Do not connect (floating)</b><br>High (1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.<br>Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.  |

## PCIe Routing

|       |                     |
|-------|---------------------|
| LANE1 | X                   |
| LANE2 | Mini Card2 (WWAN)   |
| LANE3 | Card Reader         |
| LANE4 | Mini Card1 (WLAN)   |
| LANE5 | X                   |
| LANE6 | Intel GBE LAN / LAN |
| LANE7 | X                   |
| LANE8 | Express Card        |

## USB Table port9 is debug port

| Pair | Device                                 |
|------|--|
| 0    | USB3.0 ext port 1                      |
| 1    | USB3.0 ext port 2                      |
| 2    | USB3.0 ext port 3                      |
| 3    | USB3.0 ext port 4                      |
| 4    | BLUETOOTH (USB1.1)                     |
| 5    | Fingerprint (USB1.1)                   |
| 6    | X                                      |
| 7    | X                                      |
| 8    | Mini Card2 (WWAN)                      |
| 9    | USB ext. port 4 / E-SATA / USB CHARGER |
| 10   | CARD READER                            |
| 11   | Mini Card1 (WLAN)                      |
| 12   | CCD                                    |
| 13   | New Card                               |

# Processor Strapping Chief River Schematic Checklist Rev0.72

| Pin Name | Strap Description                          | Configuration (Default value for each bit is 1 unless specified otherwise)   | Default Value |
|----------|--|--|---------------|
| CFG[2]   | <b>PCI-Express Static Lane Reversal</b>    | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...   | 1             |
| CFG[4]   |  | Disabled - No Physical Display Port attached to Embedded Display Port.<br>1: Enabled - An external Display Port device is connectd to the EMBEDDED display Port  | 0             |
| CFG[6:5] | <b>PCI-Express Port Bifurcation Straps</b> | 11 : x16 - Device 1 functions 1 and 2 disabled<br>10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled<br>01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled)<br>00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11            |
| CFG[7]   | <b>PEG DEFER TRAINING</b>                  | 1: PEG Train immediately following xxRESETB de assertion<br>0: PEG Wait for BIOS for training  | 1             |

| POWER PLANE   | VOLTAGE   | Voltage Rails        |  | DESCRIPTION                                     |
|---|---|----------------------|--|---|
|   |   | ACTIVE IN            |  |   |
| 5V_S0<br>3D3V_S0<br>1D8V_S0<br>1D5V_S0<br>1D05V_VTT<br>1D0V_S0<br>VCCSA<br>0D75V_S0<br>VCC_CORE<br>VCC_GFXCORE<br>1D8V_VGA_S0<br>3D3V_VGA_S0<br>1V_VGA_S0 | 5V<br>3.3V<br>1.8V<br>1.5V<br>1.05V<br>1.0V<br>0.9 - 0.675V<br>0.75V<br>0.35V to 1.5V<br>0.4 to 1.25V<br>1.8V<br>3.3V<br>1V | S0                   |  | CPU Core Rail<br>Graphics Core Rail             |
| 5V_USBX_S3<br>1D5V_S3<br>DDR_VREF_S3  | 5V<br>1.5V<br>0.75V   | S3                   |  |   |
| BT+<br>DCBATOUT<br>5V_S5<br>5V_AUX_S5<br>3D3V_S5<br>3D3V_AUX_S5   | 6V-14.1V<br>6V-14.1V<br>5V<br>5V<br>3.3V<br>3.3V  | All S states         |  | AC Brick Mode only                              |
| 1D05V_LAN   | 1.05V   | S0/M0, SX/M3         |  | ON whenever iAMT is active                      |
| 3D3V_M<br>1D05V_M   | 3.3V<br>1.05V   | S0/M0, SX/M3, WOL_EN |  | ON for iAMT Legacy WOL                          |
| 3D3V_AUX_KBC  | 3.3V  | DSW, SX              |  | ON for supporting Deep Sleep states             |
| 3D3V_AUX_S5   | 3.3V  | G3, SX               |  | Powered by Li Coin Cell in G3 and 3D3V_S5 in SX |

## SATA Table

| SATA |        |
|------|--------|
| Pair | Device |
| 0    | HDD1   |
| 1    | mSATA  |
| 2    | N/A    |
| 3    | N/A    |
| 4    | ODD    |
| 5    | ESATA  |

## SMBus ADDRESSES

| I 2C / SMBus Addresses   | Ref Des | Chief River CRV |     |  |
|--|---------|-----------------|-----|--|
|  |         | Address         | Hex | Bus  |
| EC SMBus 1<br>Battery<br>CHARGER   |         |                 |     | BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA<br>BAT_SCL/BAT_SDA  |
| EC SMBus 2<br>PCH<br>eDP   |         |                 |     | SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA<br>SML1_CLK/SML1_DATA   |
| PCH SMBus<br>SO-DIMM0 (SPD)<br>SO-DIMM6 (SPD)<br>Digital Pot<br>G-Sensor<br>MINI |         |                 |     | PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK<br>PCH_SMBDATA/PCH_SMBCLK |

<Core Design>


|  |                              |
|--|------------------------------|
| <b>緯創資通 Wistron Corporation</b>  |                              |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                              |
| Title <b>Table of Content</b>  |                              |
| Size A3  | Document Number <b>LA480</b> |
| Date: Friday, January 06, 2012   | Sheet 3 of 103               |

# SSID = CPU

## 01.00IVY.000 IVY BRIDGE ORCAD SYMBOL.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMP keep W/S=4/15 mils and routing length less than 500 mils.



Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**

Size: A3, Document Number: **LA480**, Rev: SD


Date: Friday, January 06, 2012, Sheet: 4 of 103

**SSID = CPU**




Connect EC to PROCHOT# through inverting OD buffer.


If PROCHOT# is not used, then it must be terminated with a 68ohm ±5% pull-up resistor to VTT.



**DEL U501**  
**DEL R519**  
**DEL C503**  
**DEL R517**  
**DEL R515**  
**ASM R510**  
**ASM R509**




SANDY  
 62.10055.421  
 2nd = 62.10040.771




SKT-BGA989C470395-1H180


Disabling the CPU:  
 If motherboard only supports external graphics:  
 Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
 Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistor. Power (~15mW) may be wasted.



In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils wide trace for routing less than 500mils, or 20-mils wide trace for routing between 500mils and 1000mils. Keep 20-mils spacing to any other signals in order to minimize crosstalk.



**SSID = CPU**



SANDY  
62.10055.421  
2nd = 62.10040.771

SANDY  
62.10055.421  
2nd = 62.10040.771

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size: A3 | Document Number: **LA480** | Rev: SD



Date: Friday, January 06, 2012 | Sheet: 6 of 103



# POWER

VCC CORE : 53A

VCCIO : 8.5A



VCC\_CORE

SANDY

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y25 VCC
- Y24 VCC
- Y23 VCC
- Y22 VCC
- Y21 VCC
- Y20 VCC
- Y19 VCC
- Y18 VCC
- Y17 VCC
- Y16 VCC
- Y15 VCC
- Y14 VCC
- Y13 VCC
- Y12 VCC
- Y11 VCC
- Y10 VCC
- Y9 VCC
- Y8 VCC
- Y7 VCC
- Y6 VCC
- Y5 VCC
- Y4 VCC
- Y3 VCC
- Y2 VCC
- Y1 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- U25 VCC
- U24 VCC
- U23 VCC
- U22 VCC
- U21 VCC
- U20 VCC
- U19 VCC
- U18 VCC
- U17 VCC
- U16 VCC
- U15 VCC
- U14 VCC
- U13 VCC
- U12 VCC
- U11 VCC
- U10 VCC
- U9 VCC
- U8 VCC
- U7 VCC
- U6 VCC
- U5 VCC
- U4 VCC
- U3 VCC
- U2 VCC
- U1 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY

SVID

SENSE LINES




PEG AND DDR

- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO Y10
- VCCIO U10
- VCCIO P10
- VCCIO L10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO G12
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO E11
- VCCIO E14
- VCCIO E12
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO A14
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23

- VIDALERT#
- VIDSCLK
- VIDSOUT

- VCC\_SENSE
- VSS\_SENSE
- VCCIO\_SENSE
- VSSIO\_SENSE

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7  
For CRB VIDALERT# need to pull high 75 ohm close to CPU



<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**


|        |                 |     |
|--------|-----------------|-----|
| Size   | Document Number | Rev |
| Custom | <b>LA480</b>    | SD  |

Date: Friday, January 06, 2012 Sheet 8 of 103

SANDY  
62.10055.421  
2nd = 62.10040.771



# POWER



**SANDY**

**GRAPHICS**

**1.8V RAIL**

**SENSE LINES**

**VREF**

**DDR3 - 1.5V RAILS**

**SA RAIL**

**MISC**

VauxG\_SENSE AK35  
VSSAuxG\_SENSE AK34

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V SM VREF CNT should have 10 mil trace width

SM\_VREF AL1 << +V\_SM\_VREF\_CNT 37

Routing Guideline:  
Power from DDR VREF\_S3 and +V SM VREF\_CNT should have 10 mils trace width.


**VDDQ : 5A**

- VDDQ AF7
- VDDQ AF4
- VDDQ AC7
- VDDQ AC4
- VDDQ AC1
- VDDQ Y7
- VDDQ Y4
- VDDQ Y1
- VDDQ LJ7
- VDDQ LJ4
- VDDQ LJ1
- VDDQ P7
- VDDQ P4
- VDDQ P1



**VCCSA : 6A**



- VCCSA M27
- VCCSA M26
- VCCSA L26
- VCCSA J26
- VCCSA J25
- VCCSA J24
- VCCSA H26
- VCCSA H25



+V0.85S - VCCSA - System Agent rail voltage can be [0.9, 0.725, 0.8, 0.675] V for IVB [0.9, 0.8] V for SNB

VCCSA\_SENSE H23 >>> VCCSA\_SENSE 48

FC\_C22 C22 >>> VCCSA\_SELECT0 48  
VCCSA\_VID1 C24 >>> VCCSA\_SELECT1 48





<Core Design>

|  |                          |                |
|--|--------------------------|----------------|
|  |                          |                |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |                |
| <b>CPU (VCC GFXCORE)</b>   |                          |                |
| Title  |                          |                |
| Size   | Document Number          | Rev            |
| A3   | LA480                    | SD             |
| Date:  | Friday, January 06, 2012 | Sheet 9 of 103 |



**SSID = CPU**



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

|                                |                               |                |
|--------------------------------|-------------------------------|----------------|
| Size: A3                       | Document Number: <b>LA480</b> | Rev: <b>SD</b> |
| Date: Friday, January 06, 2012 | Sheet: 10 of 103              |                |

D

C

B

A

# BLANK

<Core Design>

|             |  |  |  |
|-------------|--|--|--|
| <b>緯創資通</b> |  | <b>Wistron Corporation</b>   |  |
|             |  | <small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C</small> |  |


|         |  |  |
|---------|--|--|
| Title   |  |  |
| <Title> |  |  |

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
| A4   | LA480           | SD  |



# VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

**CAD Note:** All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.

## SA\_DIMM\_VREFDQ Driven by process (PIN#B4)



## SB\_DIMM\_VREFDQ Driven by process (PIN#D1)



<Core Design>

|  |                          |                 |
|--|--------------------------|-----------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                          |                 |
| Title  |                          |                 |
| <b>M3</b>  |                          |                 |
| Size   | Document Number          | Rev             |
| A3   | <b>LA480</b>             | SD              |
| Date:  | Friday, January 06, 2012 | Sheet 12 of 103 |

D

C

B

A

# BLANK

<Core Design>




|             |  |  |  |
|-------------|--|--|--|
| <b>緯創資通</b> |  | <b>Wistron Corporation</b>   |  |
|             |  | <small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C</small> |  |

|         |  |  |
|---------|--|--|
| Title   |  |  |
| <Title> |  |  |

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
| A4   | LA480           | SD  |



**SSID = MEMORY**



Note:  
SO-DIMMB SPD Address is 0x44  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

(H=4mm)  
DDR3-204P-144-GP-U1  
62.10024.G21  
2nd = "62.10017.X41  
3rd = "62.10017.V51

62.10017.X41  
380V62.10017.V51

**BLANK**

<Core Design>

|             |  |   |
|-------------|--|---|
| <b>緯創資通</b> |  | <b>Wistron Corporation</b>  |
|             |  | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |



|                     |  |  |
|---------------------|--|--|
| Title               |  |  |
| <b>DDR3-SODIMM2</b> |  |  |

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
| A4   | <b>LA480</b>    | <b>SD</b> |

|                                |                 |
|--------------------------------|-----------------|
| Date: Friday, January 06, 2012 | Sheet 16 of 103 |
|--------------------------------|-----------------|




**L\_DDC\_DATA(K47):**  
 This signal is on the LVDS interface.  
 This signal needs to be left NC if eDP is  
 used for the local flat panel display

**Close to PCH**  
 R1701  
 2K37R2F-GP  
 Close to PCH and keep 20mil  
 away from other signal.



**Notes:**  
 1K 0.5% 0402

The recommended value for this external resistor is 1.0 kΩ ±0.5%. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.



| PORT          | DDI PCH Pin Name | HDMI/DVI Mapping |
|---------------|------------------|------------------|
| PORT-B        | DDPB_[0]P        | TMDSB_DATA2#     |
|               | DDPB_[0]N        | TMDSB_DATA2#     |
|               | DDPB_[1]P        | TMDSB_DATA1#     |
|               | DDPB_[1]N        | TMDSB_DATA1#     |
|               | DDPB_[2]P        | TMDSB_DATA0#     |
|               | DDPB_[2]N        | TMDSB_DATA0#     |
|               | DDPB_[3]P        | TMDSB_CLK#       |
|               | DDPB_[3]N        | TMDSB_CLK#       |
|               | DDPB_AUXP        | NA               |
|               | DDPB_AUXN        | NA               |
|               | DDPB_HPD         | HDMI_B_HPD       |
|               | SDVO_CTRLCLK     | HDMI_B_CTRLCLK   |
| SDVO_CTRLDATA | HDMI_B_CTRLDATA  |                  |






<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.








|                                    |                                 |                  |
|------------------------------------|---------------------------------|------------------|
| Title<br><b>PCH : LVDS/CRT/DDI</b> |                                 |                  |
| Size<br>A3                         | Document Number<br><b>LA480</b> | Rev<br><b>SD</b> |
| Date: Friday, January 06, 2012     | Sheet 17                        | of 103           |





**SSID = PCH**



**For PPT USB3.0 feature**



OC13# for Device 29 (Ports 8-7)  
OC17-4# for Device 26 (Ports 8-13)



| GNT1#/GPIO1 | SATA1G#/GPIO19 | BOOT BIOS Location |
|-------------|----------------|--------------------|
| 0           | 0              | LPC                |
| 0           | 1              | Reserved           |
| 1           | 0              | Reserved           |
| 1           | 1              | SPI (Default)      |

Mini Card2 (WWAN)

**Gx8 USB Table**

| Pair | Device              |
|------|---------------------|
| 0    | X                   |
| 1    | USB3.0, ext port1   |
| 2    | USB2.0, ext port4   |
| 3    | USB3.0, ext port2   |
| 4    | Bluetooth           |
| 5    | CARD READER         |
| 6    | X                   |
| 7    | X                   |
| 8    | 3g                  |
| 9    | USB2.0, ext. port 3 |
| 10   | Finger Print        |
| 11   | Mini Card1 (WLAN)   |
| 12   | CAMERA              |
| 13   | X                   |

| Pin  | Default Port Mapping | Pin  | Default Port Mapping |
|------|----------------------|------|----------------------|
| OC5# | Port 0, Port 1       | OC4# | Port 8, Port 9       |
| OC1# | Port 2, Port 3       | OC5# | Port 10, Port 11     |
| OC2# | Port 4, Port 5       | OC6# | Port 12, Port 13     |
| OC3# | Port 6, Port 7       | OC7# | Not Used             |

For platforms not supporting Deep S4/S5

1. VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
2. DPWROK and RSMRST# will rise at the same time (connected on board)
3. SLP\_SUS# and SUSACK# are left as 'no connect'
4. SUSWARN# used as SUSPWRDNACK/GPIO30

Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 m1s and routing length less than 500 m1s.  
 DMI\_IRCOMP keep W=4 m1s and routing length less than 500 m1s.




303V\_S0  
 Platforms supporting Deep S4/S5, but not v10KR2J-3-GP to participate in the handshake during wake and Deep S4/S5 entry may tie SUSACK# to SUSWARN#.

SUS\_ACK# For non-DWS platforms, this signal can be left unconnected. Due to the internal pull-up on this signal it will be pulled high in order for the boot sequence to proceed.

SYS\_PWROK: the system is ready to start the exit from reset. (ie-assert P27\_S0FF to the processor)  
 PWROK: It indicates to PCH that its CORE well power is stable.

Active Sleep Well (ASW) Power OK  
 80\_PWR\_GOOD after PM\_SLP\_S3# delay 200ms

SUSPWRDNACK: No longer requires a 10-K pull-up to VccIO30 (3.3V).



| DSWODVREN - On Die DSWVR Enable |                   |
|---------------------------------|-------------------|
| HIGH                            | Enabled (DEFAULT) |
| LOW                             | Disabled          |




This signal is used to control power planes to the Intel ME sub-system. This signal will be asserted in M-off state. If H3 is not supported then SLP\_A# will have the same timings as SLP\_S3#.


For platforms supporting DEEP S4/S5 state, a low on this signal indicates that PCH is in Deep Sleep state and that EC/platform logic does not need to keep the Suspend Rails ON. If high means EC must keep SUS rails ON. If DEEP S4/S5 is not supported, then this pin can be left unconnected.

**SSID = PCH**




If PCIe port 1 is disabled, it will cause all PCIe port disabled



**WLAN CLK**











**LAN CLK**




PCIECLKRQ18 and PCIECLKRQ2# Support 80 power only

- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3  
 - Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

**CLOCKS**






**SSID = PCH**



INTVRMEN- Integrated SUS  
1.05V VRM Enable  
Low - Enable internal VRs  
High - Enable external VRs

Check with SW





Notes:  
ME\_UNLOCK (HDA\_SDO) connect to EC.  
Make sure EC drive this pin "low" all the time.


HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.

This signal has a weak internal pull-down.  
On Die PLL VR is supplied by 1.5V from VccVRM when sampled high, 1.8V when sampled low.  
Needs to be pulled High for Huron River platform.  
co-operate with R2310

| PLL ODVR VOLTAGE |                      |       |
|------------------|----------------------|-------|
| HDA_SYNC         | Low = 1.8V (Default) | CHECK |
|                  | High = 1.5V          |       |




R2202  
HR:200K (64.20035.6DL)  
303V\_S0 CRV:10K (63.10334.1DL)




GPI027 has a weak [20K] internal pull-up.  
To enable on-die PLL Voltage regulator, should not place external pull-down.



| G-Sensor | ST  | KIXNOK |
|----------|-----|--------|
| R2226    | DY  | 10K    |
| R2221    | 10K | DY     |





|       | INTERNAL GFX | EXTERNAL GFX |
|-------|--------------|--------------|
| R2205 | DY           | 10K          |
| R2206 | 100K         | DY           |



Note:  
For PCH debug with XDP, need to NO STUFF R2218



PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



DMI & FDI Termination Voltage  
NV\_CLE Set to Vss when LOW  
Set to Vcc when HIGH

TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They  
should be tied to GND directly.

PROCPRGD (PCH) --> UNCOREPOWERGOOD (CPU)  
Indicates that VccSA, VDD0, VccA (1.8V) and VccIO power  
supplies are stable. This signal will be asserted only after  
PBRAssertion.


FDI TERMINATION VOLTAGE OVERRIDE  
GPIO37 (FDI\_OVRVLTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE  
GPIO36 (DMI\_OVRVLTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable  
ICC\_EN# HIGH (R2211 DY) - DISABLED [DEFAULT]  
LOW (R2211) - ENABLED



GPI08 has a weak [20K] internal pull-up.  
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.



R2211 BOM CTRL  
HR:1K  
CRV:DY

Core Design

6A





74.09091.J3F GMT OBS REASON:G9091 series is going to EOL and no room for further cost reduction. Pls help to use AME8818, T1 TLV702 and GMT G9090 for replacement.  
74.09198.G7F05S

VCCVRM (Internal PLL and VRMs) :  
A. 1.5V for Mobile  
B. 1.8V for Desktop

Refer to NPCE795 shared SPI flash architecture



SSID = PCH



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH : VSS**

Size: A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 25 of 103



**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**






Rev

**SD**


Date: Friday, January 06, 2012

Sheet 26 of 103

SSID = KBC



| MODEL_ID_AD (EXCLUDED) | Pull Down | Pull High | Voltage |
|------------------------|-----------|-----------|---------|
| IMA                    | 100.0K    | 33.0K     | 2.481V  |
| OPTIMOS                | 100.0K    | 47.0K     | 2.245V  |




| PCB Version A/B (Pin#8) | Pull-Low Resistor | Pull-High Resistor (30V_AUX_55) | Voltage |
|-------------------------|-------------------|---------------------------------|---------|
| SA                      | 100.0K            | 10.0K                           | 3.0V    |
| SB                      | 100.0K            | 20.0K                           | 2.75V   |
| SC                      | 100.0K            | 33.0K                           | 2.48V   |
| 3                       | 100.0K            | 47.0K                           | 2.24V   |
| Reserved                | 100.0K            | 64.9K                           | 2.0V    |
| Reserved                | 100.0K            | 76.8K                           | 1.87V   |
| Reserved                | 100.0K            | 100.0K                          | 1.65V   |


71. 00885.A0G  
IC EMB CTRL NPCE885PA0DX LQFP 128P

# SSID = Thermal



## Thermal sensor




20110718\_Carrey:  
For Vendor suggestion, add 390pF Cap. as closed to pin B/C and E of Q2803




20110718\_Carrey:  
For Vendor suggestion, add 10k pull high to 3D3V\_S0



pin6, ALERT# OD  
pin7, SYS\_SHDN# OD



### 4 WIRE PWM Fan Control circuit



<Core Design>

|  |                 |
|--|-----------------|
| <b>緯創資通 Wistron Corporation</b>  |                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>THERMAL SENSOR SMSC EMC2103</b>   |                 |
| Title  | Rev             |
| Size A3  | SD              |
| Date: Friday, January 06, 2012   | Sheet 28 of 103 |



**BLANK**

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**


Rev

**SD**

Date: Friday, January 06, 2012


Sheet 30 of 103

**25MHz XTAL**




|       |                      |       |
|-------|----------------------|-------|
|       | C3103                | C3148 |
| VB480 | 15pF<br>78.15034.1FL | 12pF  |
| VB580 | 12pF<br>78.12034.1FL | 12pF  |

**71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P**  
**71.08111.J03, IC PCIE RTL8111E-VL-CGT QFN 48P**  
 8111F can use GPIO to inform system to do LAN PWT power down.




Make sure PCIE\_Wake# & PCIE\_CLK\_LAN\_RQ1 connected to 10K resistor pull high close to PCH side

main pwr if have no ASF



High: Link up  
Low: Link down


The SMB DATA with 10K ohm pull GND.




L3102 adopt spec:  
C3104 change to 4.7uF X5R type capacitor

Layout Note: Close to U3101 pin C3130 - C3134, C3138, C3139 For VDD10 pins - 3, 6, 9, 13, 29, 41, 45.

Layout Note: C3128&C3148 Close to U3101 pin21



Layout Note: C3135, C3140-C3144 Close to U3101 pin For VDD33 pins - 12, 27, 39, 42, 47, 48.



Q3103: A03419L-GP, 84.03419.031, 2nd = 84.00048.031, 3rd = 84.03334.031

Q3104: 2N7002K-2-GP, 84.2N702.031

<Core Design>

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**LA480**

Rev  
**SD**

Date: Friday, January 06, 2012

Sheet 33 of 103



**BLANK**

<Core Design>

|             |   |
|-------------|---|
| <b>緯創資通</b> | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
|-------------|---|

|                 |  |
|-----------------|--|
| Title           |  |
| <b>Reserved</b> |  |

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
| A4   | <b>LA480</b>    | <b>SD</b> |


|                                |                 |
|--------------------------------|-----------------|
| Date: Friday, January 06, 2012 | Sheet 34 of 103 |
|--------------------------------|-----------------|

**BLANK**


<Core Design>

|                           |                          |   |           |
|---------------------------|--------------------------|---|-----------|
| <b>緯創資通</b>               |                          | <b>Wistron Corporation</b>  |           |
|                           |                          | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                     |                          |   |           |
| <b>USB 3.0 Controller</b> |                          |   |           |
| Size                      | Document Number          |   | Rev       |
| A4                        | <b>LA480</b>             |   | <b>SD</b> |
| Date:                     | Friday, January 06, 2012 | Sheet   | 35 of 103 |



### Power Sequence



### Run Power




1D5V\_S0  
MAX Current 3000 mA  
Design Current 21.00 mA  
Total = 11.39A




Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation

DEL R3714  
R3705 -> 100K  
DY C3701

FROM M1 / M3




Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over  $VDDQ * 0.55 \pm 200mV$  and the edge must be monotonic


Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



5 S3 Power Reduction




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                |                                 |                  |
|--------------------------------|---------------------------------|------------------|
| Title<br><b>ADAPTER</b>        |                                 |                  |
| Size<br>A3                     | Document Number<br><b>LA480</b> | Rev<br><b>SD</b> |
| Date: Friday, January 06, 2012 | Sheet 37                        | of 103           |

# Adaptor in to generate DCBATOUT






DCIN14 for 14" VB480 & VB485  
DCIN15 for 15" VB580 & VB585

<Core Design>

|   |                                 |
|---|---------------------------------|
| <b>緯創資通 Wistron Corporation</b>   |                                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                 |
| <b>Title DCIN_JACK</b>  |                                 |
| Size<br>A3  | Document Number<br><b>LA480</b> |
| Date<br>Friday, January 06, 2012  | Rev<br><b>SD</b>                |
| Sheet 38 of 103   |                                 |

# BATTERY CONNECTOR




## DY on LAB stage


# SSID = Charger

A8 (ANNIE/ASTRO)  
PR4007, PR4008


| AD+ total power | R1              | R2   |
|-----------------|-----------------|------|
| 65w             | 1.2, 4K         | 100K |
| 80w             | 1.2, 4.25, 6DL  | 100K |
| 90w             | 41.2k           | 100K |
| 120w            | 60.4k           | 100K |
|                 | 64.4, 42.5, 6DL | 100K |





STOP\_CHG# connects to KBC



Charger Current=1.4~3.6A



SSID = PWR.Plane.Regulator\_5v3p3v



-Core Design-



緯創資通 Wistron Corporation  
21F, 8th Sec 1, Hsin Tai Wu Rd, Hsuehri,  
Taipei Hsien 221, Taiwan, R.O.C.

Title TPS51123\_5V\_3D3V

Size Document Number Rev SD

Date: Friday, January 06, 2012 Sheet 41 of 103





<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |                               |           |
|-------|--------------------------|-------------------------------|-----------|
| Title |                          | <b>TPS51640_CPU_CORE(1/3)</b> |           |
| Size  | Document Number          | <b>&lt;Doc&gt;</b>            | Rev       |
|       |                          |                               | <b>SD</b> |
| Date: | Friday, January 06, 2012 | Sheet                         | 42 of 103 |



42 PWR\_CPU\_CORE\_CDH1 >>>  
 42 PWR\_CPU\_CORE\_CSW1 >>>  
 PWR\_CPU\_CORE\_CBST1\_1  
 42 PWR\_CPU\_CORE\_CBST1 >>>  
 42 PWR\_CPU\_CORE\_CDL1 >>>

|        | Main source                    | 2nd source |
|--------|--------------------------------|------------|
| PU4301 | 84.03606.037<br>FDMS3606S-GP-U |            |
| PU4302 | 84.03606.037<br>FDMS3606S-GP-U |            |
| PU4303 | 84.03606.037<br>FDMS3606S-GP-U |            |
| PU4304 | 84.03606.037<br>FDMS3606S-GP-U |            |

BOM control






42 PWR\_CPU\_CORE\_CDH2 >>>  
 42 PWR\_CPU\_CORE\_CSW2 >>>  
 PWR\_CPU\_CORE\_CBST2\_1  
 42 PWR\_CPU\_CORE\_CBST2 >>>  
 42 PWR\_CPU\_CORE\_CDL2 >>>

DCBATOUT\_VCC\_CORE



Design current: 42.4A

VCC\_CORE



<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.





Title TPS51640\_CPU\_CORE(2/3)

Size Document Number <Doc> Rev SD



Date: Friday, January 06, 2012 Sheet 43 of 103

|        | Main source                  | 2nd source |
|--------|------------------------------|------------|
| PU4402 | 84.07608.037<br>FDMS7608S-GP |            |
| PU4403 | 84.07608.037<br>FDMS7608S-GP |            |

BOM control






Design current: 22A



<Core Design>

|  |                                    |
|--|------------------------------------|
| <b>緯創資通 Wistron Corporation</b>  |                                    |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                                    |
| Title <b>TPS51640_CPU_CORE(3/3)</b>  |                                    |
| Size   | Document Number <b>&lt;Doc&gt;</b> |
| Date: Friday, January 06, 2012   | Sheet 44 of 103                    |

# TPS51219 for 1D05V





Design Current = 11.69A  
OCP > 17.9A

0.68uH 7.3\*6\*3  
DCR=5~5.5mohm  
I<sub>dc</sub>=15.5A, Isat=25A

77.C3371.051  
330uF, 2.5V,  
ESR=9mΩ, Irripple=3.726A

**SSID = PWR.Plane.Regulator\_1p5v0p75v**




<Core Design>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 2, Hsien Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                                    |               |
|---------------------------------|------------------------------------|---------------|
| Title <b>RT8207M_1D5V_0D75V</b> |                                    |               |
| Size                            | Document Number <b>&lt;Doc&gt;</b> | Rev <b>SD</b> |
| Date: Friday, January 06, 2012  | Sheet 46 of 103                    |               |

**SSID = PWR.Plane.Regulator\_1p8v**



# TPS51461 for VCCSA



Design Current = 4.2A  
OCP > 8.4A

TDK, 0.35uH 5\*5\*3  
DCR=3.9mohm  
Idc=11A, Isat=14.9A

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VCCSA\_TPS51461**


Size: Document Number **<Doc>** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 48 of 103






# CRT connector




## CRT DDCDATA & DDCCLK level shift




Pull High 5V Design on CRT Board



## CRT Hsync & Vsync level shift




## CRT RGB




### HDMI Passive Level Shifter



Close to HDMI Connector




### HDMI CONNECTOR





### EMI's request



### ESD Request



### HDMI DDC Passive Level Shifter



**BLANK**

<Core Design>

|             |   |
|-------------|---|
| <b>緯創資通</b> | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
|-------------|---|

|            |  |  |
|------------|--|--|
| Title      |  |  |
| <b>eDP</b> |  |  |

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
| A4   | <b>LA480</b>    | <b>SD</b> |

|                                |                 |
|--------------------------------|-----------------|
| Date: Friday, January 06, 2012 | Sheet 52 of 103 |
|--------------------------------|-----------------|

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**S-VIDEO**

Size

A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 53 of 103

**BLANK**

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**

Rev

**SD**


Date: Friday, January 06, 2012

Sheet 54 of 103

**SSID = User . Interface**

# *ITP Connector*

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ) ,  
others place near CPU side .



<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP**

Size

A4

Document Number

**LA480**


Rev

**SD**

Date: Friday, January 06, 2012

Sheet 55 of 103



# SATA HDD Connector



# ODD Connector


SATA\_RX- and SATA\_RX+ Trace  
Length match within 20 mil

Mars:  
Exchange ODD and ESATA differential pair each other.





## SATA Zero Power ODD

Current limit  
Active High  
typ =>2A




- 74.02069.079 TI TPS2069DGNR MSOP 8P
- 74.07534.D79 UPI UP7534PRA8-15 MSOP 8P
- 74.00547.C79 GMT G547F1P81U MSOP 8P (OBS)
- 74.07534.A79 UPI UP7534ARA8-15 MSOP8P

When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



|        |              |             |             |
|--------|--------------|-------------|-------------|
| TI     | 74.02069.079 | TPS2069DGNR | High Active |
| DIODES |              | AP2171WG-7  | High Active |
| UPI    | 74.07534.A7F | OBS         | High Active |

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet: 56 of 103



**BLANK**

<Core Design>


|                   |                          |   |           |
|-------------------|--------------------------|---|-----------|
| <b>緯創資通</b>       |                          | <b>Wistron Corporation</b>  |           |
|                   |                          | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title             |                          |   |           |
| <b>E-SATA+USB</b> |                          |   |           |
| Size              | Document Number          |   | Rev       |
| A4                | <b>LA480</b>             |   | <b>SD</b> |
| Date:             | Friday, January 06, 2012 | Sheet   | 57 of 103 |



## Int. Digital MIC for V series



## Int. Mono Analog MIC for B series



## INTERNAL STEREO SPEAKERS





Table 58.1 - Bi-direction ESD multi-source

| Supplier | Description  | Lenovo P/N | Wistron P/N  |
|----------|--------------|------------|--------------|
| ROHM     | RSB5.6SMT2R  | N/A        | 83.RSB56.BAF |
| ON SEMI  | ESD5B5.0ST1G | N/A        | 83.ESD5B.0AF |
| NXP      | PESD5V0S1BB  | N/A        | 83.0005V.0AF |


<Core Design>

**緯創資通** Wistron Corporation  
21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsichu,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                  |                                 |                   |
|----------------------------------|---------------------------------|-------------------|
| Title<br><b>Audio Jack</b>       |                                 |                   |
| Size<br>A2                       | Document Number<br><b>LA480</b> | Rev.<br><b>SD</b> |
| Date<br>Friday, January 06, 2012 | Sheet<br>68                     | of<br>103         |

FOR CO-LAY

# GIGA Lan Transformer



TVS


83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6



83.09904.AAE

DIODE ESD AZC099-04S SOT23-6L

## Swap for V480





## LAN Connector



<Core Design>


**SSID = Flash.ROM**

# SPI FLASH ROM (8M byte) for PCH



| 4MB     |                 |                    |              |
|---------|-----------------|--------------------|--------------|
| SO8     | Marconix        | MX25L3206EM2I-12G  | 72.25320.C01 |
|         | Winbond         | W25Q032BVSSIG      | 72.25Q32.A01 |
|         | Numonyx         | N25Q032A13ESE40    | 72.25032.H01 |
| 8MB     |                 |                    |              |
| SO8     | Marconix        | MX25L6406EM2I-12G  | 72.25640.D01 |
|         | Winbond         | W25Q064CVSSIG      | 72.25Q64.B01 |
|         | Numonyx         | N25Q064A13ESE40    | 72.25Q64.D01 |
| 16MB    |                 |                    |              |
| WSO8    | Marconix        | MX25L12836EZNI-10G | 72.25128.X01 |
|         | Marconix        | MX25L12835EZNI-10G | 72.25128.Y01 |
|         | Winbond         | W25Q128BVEIG       | 72.25128.I01 |
| Numonyx | N25Q128A13EF840 | 72.25128.B03       |              |

**SSID = RBATT**



<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size A3 | Document Number: **LA480** | Rev: **SD**


Date: Friday, January 06, 2012 | Sheet 60 of 103

# USB Board CONN.




Place U6102 close to USBCN1


<Core Design>

|   |                 |
|---|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title   |                 |
| <b>USB Connector</b>  |                 |
| Size  | Document Number |
| A3  | <b>LA480</b>    |
| Date:   | Rev             |
| Friday, January 06, 2012  | <b>SD</b>       |
| Sheet   | of              |
| 1   | 61 of 103       |


### USB3.0 Port1




### USB3.0 Port2



### USB3.0 Port3




### USB3.0 Port4





# SSID = User.Interface

## Bluetooth conn.




|         |              |            |             |
|---------|--------------|------------|-------------|
| SILERGY | 74.06288.07F | SY6288CAAC | High Active |
| DIODES  | 74.02171.07F | AP2171WG-7 | High Active |
| UPI     | 74.07534.A7F | OBS        | High Active |
| GMT     | 74.05240.A7F | OBS        | High Active |


BT Module pin definition is same as LA470



<Core Design>

|   |                                 |
|---|---------------------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                 |
| <b>Bluetooth</b>  |                                 |
| Title<br><b>Bluetooth</b>   | Document Number<br><b>LA480</b> |
| Size<br>A4  | Rev<br><b>SD</b>                |
| Date: Friday, January 06, 2012  | Sheet 63 of 103                 |

# Finger Printer Connector



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **Finger Printer Connector**

Size Document Number  
A4 **LA480** Rev **SD**


Date: Friday, January 06, 2012 Sheet 64 of 103

**SSID = Wireless**



# Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



Reserve for AOAC



**G6506~G6511  
placement close close WLAN1  
in bottom side**



<Core Design>



**SSID = Wireless**

# mSATA for V Series Only

## Mini Card Connector(Full Card)



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN Connector**

Size A3 Document Number: **LA480** Rev: **SD**

Date: Friday, January 06, 2012 Sheet 66 of 103

**BLANK**

<Core Design>







**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**



|            |                                 |                  |
|------------|---------------------------------|------------------|
| Size<br>A4 | Document Number<br><b>LA480</b> | Rev<br><b>SD</b> |
|------------|---------------------------------|------------------|

Date: Friday, January 06, 2012 Sheet 67 of 103

# SSID = User . Interface



## CHARGER LED




<Core Design>


|   |                               |                |
|---|-------------------------------|----------------|
| <p><b>緯創資通 Wistron Corporation</b><br/>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> |                               |                |
| <p>Title: <b>LED Bard/Power Button</b></p>  |                               |                |
| Size A3   | Document Number: <b>LA480</b> | Rev: <b>SD</b> |
| Date: Friday, January 06, 2012  | Sheet 68                      | of 103         |

**SSID = KBC**


**Internal Keyboard Connector**



**SSID = Touch. Pad**



**Normal Pad for B Series 5V**  
**ClickPad for V Series 3.3V**



|               | Models       |      |              |      |
|---------------|--------------|------|--------------|------|
| Synaptics PIN | B480         | V480 | B580         | V580 |
| TM-01146-006  | ✓            |      |              |      |
| TM-0202-001   |              | ✓    |              |      |
| TM-0206-001   |              |      | ✓            |      |
| TM-0204-001   |              |      |              | ✓    |
| VDD           | 5V           | 3.3V | 5V           | 3.3V |
| Pin 1         | VDD          | VDD  | VDD          | VDD  |
| Pin 2         | CLK          | CLK  | CLK          | CLK  |
| Pin 3         | DAT          | DAT  | DAT          | DAT  |
| Pin 4         | Left button  | GND  | GND          | GND  |
| Pin 5         | Right button | NC   | Left button  | NC   |
| Pin 6         | GND          | NC   | Right button | NC   |

\* Membrane Pin Out Top View :

|         |     |     |     |     |     |     |     |     |     |      |      |      |      |      |      |      |     |     |     |     |     |     |     |     |
|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|
| PIN #   | 7   | 11  | 13  | 18  | 14  | 10  | 17  | 15  | 16  | 4    | 23   | 22   | 19   | 20   | 21   | 24   | 12  | 1   | 8   | 9   | 5   | 6   | 3   | 2   |
| As-sign | D 1 | D 2 | D 3 | D 4 | D 5 | D 6 | D 7 | D 8 | D 9 | D 10 | D 11 | D 12 | D 13 | D 14 | D 15 | D 16 | S 1 | S 2 | S 3 | S 4 | S 5 | S 6 | S 7 | S 8 |

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size

A4

Document Number


**LA480**

Rev


**SD**

Date: Friday, January 06, 2012

Sheet 70 of 103



<Core Design>

|   |                                 |
|---|---------------------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                 |
| <b>Dubug connector</b>  |                                 |
| Size<br>A4  | Document Number<br><b>LA480</b> |
| Date:<br>Friday, January 06, 2012   | Rev<br><b>SD</b>                |
| Sheet 71 of 103   |                                 |

**BLANK**

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 72 of 103

**BLANK**

<Core Design>

|                                |                 |   |           |
|--------------------------------|-----------------|---|-----------|
| <b>緯創資通</b>                    |                 | <b>Wistron Corporation</b>  |           |
|                                |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                          |                 |   |           |
| <b>Reserved</b>                |                 |   |           |
| Size                           | Document Number |   | Rev       |
| A4                             | <b>LA480</b>    |   | <b>SD</b> |
| Date: Friday, January 06, 2012 |                 | Sheet 73  | of 103    |



-Core Design-

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wai Rd., Hsichia,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                  |                                 |                   |
|----------------------------------|---------------------------------|-------------------|
| Title                            |                                 |                   |
| <b>CARD Reader CONN</b>          |                                 |                   |
| Size<br>A2                       | Document Number<br><b>LA480</b> | Rev.<br><b>SD</b> |
| Date<br>Friday, January 06, 2012 | Sheet<br>74                     | of<br>103         |

**BLANK**

<Core Design>

|             |   |
|-------------|---|
| <b>緯創資通</b> | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
|-------------|---|

|                 |  |  |
|-----------------|--|--|
| Title           |  |  |
| <b>New Card</b> |  |  |

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
| A4   | <b>LA480</b>    | <b>SD</b> |

|                                |                 |
|--------------------------------|-----------------|
| Date: Friday, January 06, 2012 | Sheet 75 of 103 |
|--------------------------------|-----------------|

**BLANK**

<Core Design>

|                                |                                 |   |                  |
|--------------------------------|---------------------------------|---|------------------|
| <b>緯創資通</b>                    |                                 | <b>Wistron Corporation</b>  |                  |
|                                |                                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| <b>Reserved</b>                |                                 |   |                  |
| Size<br>A4                     | Document Number<br><b>LA480</b> |   | Rev<br><b>SD</b> |
| Date: Friday, January 06, 2012 |                                 | Sheet 76  | of 103           |

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012


Sheet 77 of 103

**BLANK**


<Core Design>

|                                |                 |   |           |
|--------------------------------|-----------------|---|-----------|
| <b>緯創資通</b>                    |                 | <b>Wistron Corporation</b>  |           |
|                                |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                          |                 |   |           |
| <b>Reserved</b>                |                 |   |           |
| Size                           | Document Number |   | Rev       |
| A4                             | <b>LA480</b>    |   | <b>SD</b> |
| Date: Friday, January 06, 2012 |                 | Sheet 78  | of 103    |

# G-Sensor V Series Only



ROHM-KIONIX  
KXTC8-2850-GP  
74.KXTC8.0BZ



**Layout Comment :**  
**(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.**  
**(2) Avoid routing under DCDC switching area.**

<Core Design>

|                                   |                                 |  |                  |
|-----------------------------------|---------------------------------|--|------------------|
| <b>緯創資通</b>                       |                                 | <b>Wistron Corporation</b>   |                  |
|                                   |                                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                  |
| <b>Title</b>                      |                                 |  |                  |
| <b>G-Sensor</b>                   |                                 |  |                  |
| Size<br>A4                        | Document Number<br><b>LA480</b> |  | Rev<br><b>SD</b> |
| Date:<br>Friday, January 06, 2012 | Sheet<br>79                     |  | of<br>103        |

# RFID




Table 80.1- Transistor multi-source

| Supplier  | Description | Lenovo P/N | Wistron P/N  |
|-----------|-------------|------------|--------------|
| NXP       | PDTC115TE   | N/A        | 84.00115.E1K |
| ROHM      | LTC015TEB   | N/A        | 84.00015.B1H |
| Panasonic | DRC9115T0L  | N/A        | 84.09115.A11 |

Table 80.2- EEPROM multi-source

| Supplier | Description       | Lenovo P/N | Wistron P/N  |
|----------|-------------------|------------|--------------|
| ROHM     | BUL08-1FVJ-WGE2   | N/A        | 72.BUL08.A0Q |
| NXP      | PCA24S08ADP       | N/A        | 72.24S08.A0Q |
| SANYO    | LE26CAP08TT-TLM-H | N/A        | 72.26C08.00R |

<Core Design>

|   |                                 |                  |
|---|---------------------------------|------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                 |                  |
| <b>RF ID</b>  |                                 |                  |
| Size<br>A4  | Document Number<br><b>LA480</b> | Rev<br><b>SD</b> |
| Date: Friday, January 06, 2012  |                                 | Sheet 80 of 103  |

**BLANK**

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**LA480**

Rev







**SD**

Date: Friday, January 06, 2012


Sheet 81 of 103



R8201 and R8203 Dual layout with TR8201



- AFTP8201 1 5V\_USB4\_S3
- AFTP8202 1 3D3V\_AUX\_S5
- AFTP8203 1 ADP\_LED
- AFTP8204 1 USB\_PN2\_R
- AFTP8205 1 USB\_PP2\_R
  
- AFTP8210 1 HPOUT\_JD
- AFTP8213 1 USB\_PWR\_OC#
- AFTP8223 1 USB\_PWR\_EN
- AFTP8212 1 USB\_AO\_SEL0
- AFTP8209 1 AUD\_MIC1\_COMBO\_R
  
- AFTP8207 1 AUD\_HPOUT\_R
- AFTP8208 1 AUD\_HPOUT\_L
  
- AFTP8211 1 AU\_GND
  
- AFTP8214 1 USB\_PP5\_R
- AFTP8215 1 USB\_PN5\_R
- AFTP8216 1 USB\_PP9\_R
- AFTP8217 1 USB\_PN9\_R
- AFTP8218 1 CLK\_PCH\_48M
- AFTP8219 1 PLT\_RST#
- AFTP8220 1 3D3V\_S0\_CARD
- AFTP8221 1 5V\_S5
- AFTP8224 1
  
- AFTP8222 1 GND
- AFTP8225 1



<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**




Size: A3 | Document Number: **LA480** | Rev: **SD**

Date: Friday, January 06, 2012 | Sheet: 82 of 103





### LVDS Interface

SPEC. (DG-05587-001\_v03\_p.160)  
 Pull down IFPxxy IOVDD with 10kΩ resistor.  
 Pull down IFPxxy PLLVDD with 10kΩ resistor.  
 The other IO pins can be NC, this includes unused data lines.



### HDMI Interface






GPU FBVDDQ Decoupling (DG-05587-001\_v03\_p.86\_Table 2)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402 8     | 8        |
| 1uF            | X7R       | 0603 2     | 2        |
| 4.7uF          | X6S       | 0603 2     | 2        |
| 10uF           | X5R       | 0805 4     | 4        |


X7R (+/-15% ~ -55-125°C)  
 X6S (+/-22% ~ -55-105°C)  
 X5R (+/-15% ~ -55-85°C)




Mode D Command Mapping (DG-05587-001\_v03\_p.78\_Table 16)

| N13x DDR3 mode D | Data Bits [31:0] | Data Bits [63:32] |
|------------------|------------------|-------------------|
| FBx_CMD0         | CS0#             |                   |
| FBx_CMD1         | ODT              | A14               |
| FBx_CMD2         | CKE              | RST               |
| FBx_CMD3         | RST              | RST               |
| FBx_CMD4         | A14              | A14               |
| FBx_CMD5         | RST              | RST               |
| FBx_CMD6         | A9               | A9                |
| FBx_CMD7         | A7               | A7                |
| FBx_CMD8         | A2               | A2                |
| FBx_CMD9         | A0               | A0                |
| FBx_CMD10        | A4               | A4                |
| FBx_CMD11        | A1               | A1                |
| FBx_CMD12        | B A0             | B A0              |
| FBx_CMD13        | WE#              | WE#               |
| FBx_CMD14        | A15              | A15               |
| FBx_CMD15        | CAS#             | CAS#              |
| FBx_CMD16        | CAS#             | CS0#              |
| FBx_CMD17        | ODT              |                   |
| FBx_CMD18        | CRE              |                   |
| FBx_CMD19        | A13              | A13               |
| FBx_CMD20        | A8               | A8                |
| FBx_CMD21        | A6               | A6                |
| FBx_CMD22        | A11              | A11               |
| FBx_CMD23        | A5               | A5                |
| FBx_CMD24        | A5               | A5                |
| FBx_CMD25        | A3               | A3                |
| FBx_CMD26        | BA2              | BA2               |
| FBx_CMD27        | BA1              | BA1               |
| FBx_CMD28        | A12              | A12               |
| FBx_CMD29        | A10              | A10               |
| FBx_CMD30        | RAS#             | RAS#              |
| FBx_CMD31        |                  |                   |

FB CMD mapping Mode D-N13x



FB CMD mapping Mode D-N13x



Default GPU Drive Calibration for DDR3 (DG-05587-001\_v03\_p.82\_Table 17)

| Memory/PKG | FBVDDQ | FBCL_PU_GND | FBCL_PU_VDDQ | FBCL_TERM_GND |
|------------|--------|-------------|--------------|---------------|
| DDR3       | 1.5V   | 42.2Ω       | 40.2Ω        | 51.Ω          |

\*Use only 1% resistors for driver calibration.


FBx\_PLL\_AVDD, FB\_DLL\_AVDD and PLLVDD combined (DG-05587-001\_v03\_p.88\_Table 26)

| Capacitor Type | Footprint | Population | Location  |
|----------------|-----------|------------|-----------|
| 100nF          | X7R       | 0402       | 1 per pin |
| 22uF           | X5R       | 0805       | 1         |

| Bead Type               | Population | Location |
|-------------------------|------------|----------|
| 30Q @100MHz (ESR=0.01Ω) | 0603       | 1        |


X7R (+/-15% ~ -55-125°C)  
 X5R (+/-15% ~ -55-85°C)

Memory ODTx, CKEx and RST Termination (DG-05587-001\_v03\_p.84\_Table 20)



FBCLK Termination placed at each VRAM (DG-05587-001\_v03\_p.83\_Table 19)





GPIO Description (DG-05587-001\_v03\_p.82\_Table 98)

| GPIO pin Name | Normal Function | I/O | Function Description                             |
|---------------|-----------------|-----|--|
| GP100         | GPU_VID4        | 0   | GPU Core VDD VID4                                |
| GP101         | GPU_VID3        | 0   | GPU Core VDD VID3                                |
| GP102         | LCD_BL_PWM      | 0   | Panel Backlight PWM Brightness Control           |
| GP103         | LCD_VCC         | 0   | Panel Backlight Power Enable                     |
| GP104         | LCD_BLEN        | 0   | Panel Backlight Enable                           |
| GP105         | GPU_VID1        | 0   | GPU Core VDD VID1                                |
| GP106         | GPU_VID2        | 0   | GPU Core VDD VID2                                |
| GP107         | 3D_Vision       | 0   | 3D Vision Left/Right signal                      |
| GP108         | OVERT           | 1/0 | Active Low Thermal Catastrophic Over Temperature |
| GP109         | ALERT           | 1/0 | Active Low Thermal Alert                         |
| GP110         | MEM_VREF_CTL    | 0   | Memory VREF Control                              |
| GP1011        | GPU_VDD0        | 0   | GPU Core VDD VDD0                                |
| GP1012        | PWR_LEVEL       | 1   | AC Power Detect Input. High = AC, Low = Battery  |
| GP1013        | GPU_VID5        | 0   | GPU Core VDD VID5                                |
| GP1014        | HPD_AB          | 1   | Hot Plug Detect for IFFAB                        |
| GP1015        | HPD_C           | 1   | Hot Plug Detect for IFFPC                        |
| GP1016        | MEM_VDD_CTL     | 0   | Memory VDD VID                                   |
| GP1017        | HPD_D           | 1   | Hot Plug Detect for IFFPD                        |
| GP1018        | HPD_E           | 1   | Hot Plug Detect for IFFE                         |
| GP1019        | HPD_F           | 1   | Hot Plug Detect for IFFF                         |
| GP1020        | Reserved        |     |  |
| GP1021        | Reserved        |     |  |

PLL Power Rail Filter-PLL\_VDD (DG-05587-001\_v03\_p.177\_Table 96)

| Capacitor Type | Footprint | Population | Location |           |
|----------------|-----------|------------|----------|-----------|
| 100nF          | XTR       | 0402       | 1        | Under GPU |
| 22uF           | XTR       | 0805       | 1        | Near GPU  |

Bead Type

|                |      |   |          |
|----------------|------|---|----------|
| 30G (ESR=0.05) | 0402 | 1 | Near GPU |
|----------------|------|---|----------|

XTR (+/-15%, -55-125°C)


PLL Power Rail Filter-OP\_FL1VDD and VIDPLLVD Combined (DG-05587-001\_v03\_p.178\_Table 97)

| Capacitor Type | Footprint | Population | Location |           |
|----------------|-----------|------------|----------|-----------|
| 100nF          | XTR       | 0402       | 2        | Under GPU |
| 4.7uF          | XTR       | 0402       | 1        | Near GPU  |
| 22uF           | XTR       | 0805       | 1        | Near GPU  |


Bead Type

|                |      |   |          |
|----------------|------|---|----------|
| 180G (ESR=0.2) | 0603 | 1 | Near GPU |
|----------------|------|---|----------|

XTR (+/-15%, -55-125°C)



SPEC. (DG-05587-001\_v03\_p.162)  
 Adding a pull down to the DACA\_VDD with a 10kΩ resistor to GND.  
 All other DAC I/O pins (including DACA\_VREF, DACA\_REST) can be left floating.



SPEC. (DG-05587-001\_v03\_p.191\_Table 102)  
 Multi\_Strap\_Ref0\_GND 40.2kΩ 1% to OPS-BOM CTRL





TABLE VIDEO MEMORY

|        | HYNIX 128Mx16 | SAMSUNG 128Mx16 | HYNIX 64Mx16 | Samsung 64Mx16 |
|--------|---------------|-----------------|--------------|----------------|
| 900MHz | 72_52063_ADU  | 72_42164_D00    | 72_51063_B00 | 72_41164_Q00   |
|        | 1-007155      | 1-007156        | 1-007157     | 1-007156       |
| ROM_S1 | 34_890Ah      | 45_350Ah        | 15K0Ah       | 20K0Ah         |
| PD =   | 64_34825_6DL  | 64_45325_6DL    | 64_15025_6DL | 64_20025_6DL   |
| R8627  |               |                 |              |                |

TABLE NVIDIA

| STRAP1 | N12P-GE DEV ID: 0x8F5 | N12P-GV DEV ID: 0x0971 (ES) | N12M-GE DEV ID: 0x7A |
|--------|-----------------------|-----------------------------|----------------------|
| R8632  | DY                    | DY                          | 35K0Ah               |
| R8633  | 35K0Ah                | 35K0Ah                      | 64_34825_6DL         |
| STRAP2 | R8634                 | R8635                       |                      |
|        | DY                    | DY                          | 35K0Ah               |
|        | 30K0Ah                | 30K0Ah                      | 64_15025_6DL         |
|        | 64_30025_6DL          | 64_45325_6DL                |                      |



The GB4-128 package is available in a 29mm x 29mm footprint. 128-bit memory interfaces respectively.

Recommended NVVDD Voltage Regulator Phase Count

| GPU SKU  | Phase Count  | Target |
|----------|--------------|--------|
| N13M-GE1 | Single phase |        |
| N13M-GS  | Two phase    |        |
| N13P-GL  | Two phase    |        |
| N13P-GS  | Two phase    |        |

29 x 29 PACKAGE

V: N13P-GS/GL (25-30W)

B: N13M-GS/GE (15-20W)

128Mx16:


hynix - H5TQ2G638F8-11C

Samsung - K4W2G1646C-BC11

64Mx16:

Hynix - H5TQ1G630F8-11C


Samsung - K4W1G1646C-BC11




VDD33 Decoupling Requirement (DG-05587-001\_v03\_p.56\_Table 7)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 4.7uF          | X6S       | 0603       | 15       |
| 0.1uF          | X7R       | 0402       | 8        |
| 47uF           | X5R       | 0805       | 1        |
| 22uF           | X5R       | 0805       | 1        |
| 4.7uF          | X5R       | 0805       | 5        |



- X7R (+/-15%、-55~125°C)
- X6S (+/-22%、-55~105°C)
- X5R (+/-15%、-55~85°C)



N13P-GS-A1-GP OPS-BOM CTRL



N13P-GS-A1-GP OPS-BOM CTRL



VDD33 Decoupling (DG-05587-001\_v03\_p.57\_Table 8)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402       | 3        |
| 1uF            | X5R       | 0402       | 2        |
| 4.7uF          | X5R       | 0603       | 1        |

- X7R (+/-15%、-55~125°C)
- X5R (+/-15%、-55~85°C)

<Core Designs>


**緯創資通 Wistron Corporation**  
 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsiehchih, Taipei Hsien 221, Taiwan, R.O.C

Title: **N13P GPU (5/5): PWR/GND**

Size: A3 Document Number: **LA48** Rev: **SD**

Date: Friday, January 06, 2012 Sheet: 87 of 103



# VIDEO FRAME BUFFER PORT A




Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402       | 4        |
| 1uF            | X7R       | 0603       | 8        |

X7R (+/-15%, -55-125°C)  
 \*Per clamshell pair



Close to VRAM (For VRAM1 & VRAM2)



<Core Design>



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-A\_VRAM1,2 (1/4)**

Size A3 Document Number **LA48** Rev **SD**

Date: Friday, January 06, 2012 Sheet 88 of 103



# VIDEO FRAME BUFFER PORT A



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402       | 4        |
| 1uF            | X7R       | 0603       | 8        |

X7R (+/-15%, -55-125°C)  
\*Per clamshell pair







<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



# VIDEO FRAME BUFFER PORT C




Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402       | 4        |
| 1uF            | X7R       | 0603       | 8        |

Close to VRAM  
Close to VRAM

X7R (+/-15%, -55~125°C)  
\*Per clamshell pair



<Core Design>



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHANNEL-C\_VRAM5,6 (3/4)**

Size A3 Document Number **LA48** Rev SD

Date: Friday, January 06, 2012 Sheet 90 of 103



# VIDEO FRAME BUFFER PORT C



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001\_v03\_p.87\_Table 23)

| Capacitor Type | Footprint | Population | Location |
|----------------|-----------|------------|----------|
| 0.1uF          | X7R       | 0402       | 4        |
| 1uF            | X7R       | 0603       | 8        |

X7R (+/-15%, -55-125°C)  
\*Per clamshell pair



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **CHANNEL-C\_VRAM7,8 (4/4)**

Size A3 Document Number **LA48** Rev SD


Date: Friday, January 06, 2012 Sheet 91 of 103




**+3VS to 3.3V\_DELAY Transfer**



**1D5V\_VGA\_S0**



**1.05V to 1.05V\_VGA\_S0 Transfer**



<Core Design>

|  |                              |
|--|------------------------------|
| <b>緯創資通 Wistron Corporation</b>  |                              |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                              |
| <b>DISCRETE VGA POWER</b>  |                              |
| Size A3  | Document Number <b>LA480</b> |
| Date: Friday, January 06, 2012   | Sheet 93 of 103              |

D

C

B

A

# BLANK

<Core Design>

|             |  |  |  |
|-------------|--|--|--|
| <b>緯創資通</b> |  | <b>Wistron Corporation</b>   |  |
|             |  | <small>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C</small> |  |

|         |  |  |
|---------|--|--|
| Title   |  |  |
| <Title> |  |  |

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
| A4   | LA480           | SD  |

**BLANK**

<Core Design>

|                                |                 |   |           |
|--------------------------------|-----------------|---|-----------|
| <b>緯創資通</b>                    |                 | <b>Wistron Corporation</b>  |           |
|                                |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                          |                 |   |           |
| <b>Reserved</b>                |                 |   |           |
| Size                           | Document Number |   | Rev       |
| A4                             | <b>LA480</b>    |   | <b>SD</b> |
| Date: Friday, January 06, 2012 |                 | Sheet 95 of   | 103       |

**BLANK**

<Core Design>

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TOUCH PANEL**

Size  
A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 96 of 103





(Blanking)

<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

Size

A4

Document Number

**LA480**


Rev

**SD**


Date: Friday, January 06, 2012

Sheet 98 of 103






# PCH SMBus Block Diagram





# KBC SMBus Block Diagram



# Thermal Block Diagram

# Audio Block Diagram



(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

Size

A4

Document Number

**LA480**

Rev

**SD**

Date: Friday, January 06, 2012

Sheet 103 of 103